Summary and Info
This monograph surveys architectural mechanisms and implementation techniques for exploiting fine-grained and coarse-grained parallelism within microprocessors. It starts with a review of past techniques, continues with a comprehensive account of state-of-the-art techniques used in microprocessors that covers both the concepts involved and implementations in sample processors, and ends with a thorough review of the research techniques that will lead to future microprocessors.
Review and Comments
Rate the Book
Processor Architecture: From Dataflow to Superscalar and Beyond 0 out of 5 stars based on 0 ratings.