Summary and Info
This book presents both fundamentals and the state of the art of PLL synthesizer design and analysis techniques. A complete overview of both system-level and circuit-level design and analysis are covered. A 16mW, 2.4GHz, sub-2V, Sigma Delta fractional-N synthesizer prototype is implemented in 0.35m m CMOS. It features a high-speed and robust phase-switching prescaler, and a low-complexity and area-efficient loop capacitance mulitplier, which tackle speed and integration bottlenecks of PLL synthesizer elegantly.This book is conceived as a PLL synthesizer manual for both academia researchers and industry design engineers.
More About the Author
The Shukin is Ranchu-like goldfish developed from Ranchu and Oranda at the end of the 19th century in Japan.
Review and Comments
Rate the Book
CMOS PLL Synthesizers: Analysis and Design 0 out of 5 stars based on 0 ratings.