×
  • 1364.1-2002 IEEE Standard for Verilog Register Transfer Level Synthesis

    Armin de Meijere A. Brandi F.M. Cordero A. Goti T. Hirao

Click on cover to enlarge.
2 - 3Hours to read