×
  • Behavioral Synthesis and Component Reuse with VHDL

    Ahmed A. Jerraya Hong Ding Polen Kission Maher Rahmouni (auth.)

Click on cover to enlarge.
6 - 7Hours to read